Once the project is open, add a VHDL test bench source file to your project. In this source file, you are able to define circuit inputs over time so the simulator knows how to drive the outputs.

*博客内容为网友个人发布，仅代表博主个人观点，如有侵权请联系工作人员删除。